Please use this identifier to cite or link to this item:
Title: Computing with Nano-Crossbar Arrays: Logic Synthesis and Fault Tolerance
Authors: Altun, Mustafa
Ciriani, Valentina
Tahoori, Mehdi
Elektronik ve Haberleşme Mühendisliği
Electronics and Communication Engineering
Issue Date: 2017
Publisher: IEEE
Citation: Computing with nano-crossbar arrays: Logic synthesis and fault tolerance. (2017). Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 278.
Series/Report no.: Synthesis and Performance Optimization of a Switching Nano-Crossbar Computer (NANOxCOMP)
Abstract: Nano-crossbar arrays have emerged as a strong candidate technology to replace CMOS in near future. They are regular and dense structures, and can be fabricated such that each crosspoint can be used as a conventional electronic component such as a diode, a FET, or a switch. This is a unique opportunity that allows us to integrate well developed conventional circuit design techniques into nano-crossbar arrays. Motivated by this, our project aims to develop a complete synthesis and performance optimization methodology for switching nano-crossbar arrays that leads to the design and construction of an emerging nanocomputer. First two work packages of the project are presented in this paper. These packages are on logic synthesis that aims to implement Boolean functions with nanocrossbar arrays with area optimization, and fault tolerance that aims to provide a full methodology in the presence of high fault densities and extreme parametric variations in nano-crossbar architectures.
Description: This is a conference paper.
ISSN: 1558-1101
Appears in Collections:Elektronik ve Haberleşme Mühendisliği

Files in This Item:
File Description SizeFormat 
Altun_Ciriani_Tahoori_Computing_with_Nano-Crossbar_Arrays.pdf311.28 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.