Please use this identifier to cite or link to this item: http://hdl.handle.net/11527/18016
Title: A fast logic mapping algorithm for multiple-type-defect tolerance in reconfigurable nano-crossbar arrays
Authors: Tunali, Onur
Altun, Mustafa
https://orcid.org/0000-0002-3103-1809
Electronics and Communication Engineering
Keywords: Wires
Frequency modulation
Sorting
Logic functions
Programmable logic arrays
Switches
Issue Date: 21-Sep-2017
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Citation: O. Tunali and M. Altun, "A Fast Logic Mapping Algorithm for Multiple-type-Defect Tolerance in Reconfigurable Nano-Crossbar Arrays," in IEEE Transactions on Emerging Topics in Computing. doi: 10.1109/TETC.2017.2755458 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8047982&isnumber=6558478
Abstract: Unlike conventional CMOS circuits, nano-crossbar arrays have considerably high defect rates. Multiple-type defects randomly occur both on crosspoint switches and wires that substantially complicates the design phase of the circuits with an elimination of systematic design choices. In order to overcome this problem, a logic mapping methodology is presented in this paper. A fast heuristic algorithm using pre-mapping logic morphing, defect oriented adaptive sorting, matching with Hadamard multiplication, and backtracking is introduced. The proposed algorithm covers both crosspoint defects including stuck-open and stuck-closed types and wire defects including bridging and broken types. Effects of stuck-closed defects, mostly disregarded in the literature, are studied in depth. In simulations, an industrial benchmark suit is used for obtaining runtime and success rate values of the proposed algorithm in comparison with those of the existing algorithms in the literature. A relative accuracy evaluation is also given in comparison with exact mapping techniques. Finally, the steps of the algorithm that are based on pre-mapping and heuristic matching techniques, are separately justified with experimental results.
Description: IEEE Transactions on Emerging Topics in Computing ( Early Access Journal article )
URI: http://hdl.handle.net/11527/18016
ISSN: 2168-6750
Other Identifiers: DOI: 10.1109/TETC.2017.2755458
Appears in Collections:Elektronik ve Haberleşme Mühendisliği

Files in This Item:
File Description SizeFormat 
Tunali_Altun_Multiple_type_Defect_Tolerance_in_Nano_Crossbar_Arrays.pdfTunali_Altun_Multiple_type_Defect_Tolerance_in_Nano_Crossbar_Arrays.earlyaccess.pdf2.3 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.